## MMIC Design <br> JHU EE787

Fall 1997 Student Projects
Tripler -- C. Murray
Power Amplifier -- N. Tesny Low Noise Amplifier -- D. Judy
Voltage Controlled Oscillator -- P. Dever Distributed Amplifier (MACOM) -- J. Larner


## Dan Judy MMIC Design <br> Final Report

## Table of Contents

1. Introduction ..... 3
2. Design ..... 4
2.1. Stability (Low Noise Stage) ..... 4
2.2. Input Match (Low Noise Stage) ..... 6
2.3. Output Match (Low Noise Stage) ..... 7
2.4. S Parameters (Low Noise Stage) ..... 8
2.5. Stability (High Gain Stage) ..... 9
2.6. Matching (High Gain Stage) .....  9
2.7. Cascaded Performance ..... 10
3. Layout ..... 12
3.1. Bias Circuitry ..... 12
3.2. Simulation ..... 12
3.2.1. Bias ..... 12
3.2.2. Linear $S$ parameters ..... 12
3.3. Topology ..... 15
4. Test Plan ..... 16 ..... 16
4.1. Equipment ..... 16
4.2. Procedure ..... 17
4.2.1. Network Analyzer Setup ..... 17 ..... 17
4.2.2. Noise Figure Test Setup. ..... 17
4.2.3. dB Compression Measurement ..... 17
5. Specifications ..... 18 ..... 18

## Table of Figures

Figure 1 Schematic of the stabilization circuitry for the low noise stage.5
Figure 2 Geometrically derived stability parameter for the input low noise stage ..... 5
Figure 3 Optimized input simultaneous conjugate match (square) and minimum noise match ( $x$ ) point for the $50 \times 12 \mathrm{~mm}$ DFET as well as the optimized input matching network S22 (diamond). .....  6
Figure 4 Ouput matching of the low noise stage. The conjugate of S22 of the IMN and FET combination is the square, and the Sll of the OMN is the X .....  .7
Figure 5 Schematic of the completed electrical design including, FET, input matching network, output matching network, and stabilization circuitry ..... 8
Figure 6 shows the $S$ parameters of the completed electrical design of Figure 5 ..... 8
Figure 7 shows the geometrically derived stability parameters for the output high gain stage ..... 9 ..... 9
Figure 8 shows a schematic of the stabilized FET used in the output high gain stage ..... 9
Figure 9 shows the complete output high gain amplifier with input matching, output matching, and stabilization circuitry ..... 10
Figure 10 shows the results of the linear test bench measurement of the $S$ parameters of Figure 9 ..... 10
Figure 11 shows the performance of the cascaded amplifiers ..... II
Figure 12 shows the cascaded noise figure of the electrical design ..... 11
Figure 14 shows the S parameters of the cascaded circuit ..... 13
Figure 15 shows the noise figure of the cascaded circuit ..... I3
Figure 16 shows the stability of the final layout ..... 14
Figure 17 shows the input 3 dB compression point of the cascaded circuit ..... 14
Figure 18 shows the final layout of the circuit. ..... 15

## 1. Introduction

My original design was a Ka band low noise amplifier (LNA). The design was to be realized using the MA/COM LH5 GaAs process. The process used 0.18 mm T-gate pHEMT transistors designed for ultra low noise and millimeter wave MMICs. The design goals called for a two or three stage amplifier with simultaneous noise and power match at the input achieved with P-HEMT sizing, source inductor feedback, and design of the interstage network. Unfortunately, the foundry where my design was to be fabricated closed about halfway through the design cycle. I was given the choice to finish the design on paper and write the report or to redesign the amplifier at a lower frequency using the TriQuint TQTRx process and get the chip fabricated for testing. I chose to redesign using the TriQuint process, so the final LNA design is not as polished as it would have been if I had the benefit of the full design cycle.

With all this in mind the design goals are as follows:

| FREQUENCY: | 4.635 to 4.685 GHz |
| :--- | :--- |
| BANDWIDTH: | $>50 \mathrm{MHz}$ |
| GAIN: | $13 \mathrm{~dB}(2$ stages $)$ |
| GAIN RIPPLE: | $\pm 2 \mathrm{~dB}, \pm 0.5 \mathrm{~dB}$ goal |
| GAIN SLOPE: | $\pm 0.01 \mathrm{~dB} / \mathrm{MHz}$ |
| NOISE FIGURE: | $<3 \mathrm{~dB}$ |
|  | $<2 \mathrm{~dB}$ goal |
| INPUT IP3: | $>-15 \mathrm{dBm}$ |
| RETURN LOSS, $1 / \mathrm{O}:$ | $>10 \mathrm{~dB}$ |

BIAS: Single drain and gate pads
SIZE: fit on anachip

## 2. Design

Preliminary design simulations indicated that I would get 4-7 dB gain for the input low noise stage. This then dictated that I would need a high gain (simultaneous conjugate match) stage for the output in order to realize the design goal of 13 dB gain. The following sections outline the design cycle for each of these stages.

### 2.1. Stability (Low Noise Stage)

1 presented a preliminary design at the layout design review in class. The preliminary design had a $50 \times 12$ DFET biased at 2.5 volts and 10 mA for the input stage and a $50 \times 6$ DFET biased at 35 mA for the output stage. The low noise stage had an in band gain of 8 dB and the high gain stage had 13 dB gain and a cascade gain of 20 dB . When I presented this design in class I was told "that's going to sing" meaning the gain was to high to be stable. Taking this criticism in the spirit it was intended I decided to stabilize the FET "DC to light" before I attempted any redesign.


Figure 1 Schematic of the stabilization circuitry for the low noise stage.
The problem with stabilizing "DC to light" is that it will lower the expected gain of the circuit, so the trick is to stabilize the circuit out of band without affecting the in-band performance. I tried to do this by adding a series resonant circuit (Figure 1) to the drain circuit of the FET to stabilize the circuit above band and by adding a capacitor and resistor in the gate circuit that controlled the below band stability. By setting the resonant frequency of the drain circuit to 20 GHz and tuning the resistor values while observing the geometrically derived stability parameter (MU1) I was able to eliminate above band instabilities. By tuning both the resistance and capacitance of the gate circuit I was able to control the below band instabilities. Figure 2 shows the geometrically derived stability parameter for the low noise stage, notice that the FET is stable throughout the frequency range tested.


Figure 2 Geometrically derived stability parameter for the input low noise stage.

### 2.2. Input Match (Low Noise Stage)

During the preliminary design process, I designed the matching network using a simple two element network, then I added a bias tee after the matching network design was complete. I quickly realized that the TriQuint process did not have big enough stock inductors to completely isolate the input/output matching circuits from the bias power supply. I then decided that I would be sure to include an inductor to ground in all my matching networks for the redesign, so that all loading due to the power supply and bias tee would be accounted for in the design of the matching network.

The first order of business was to adjust the DFET size and source inductance to achieve a simultaneous power and noise match at the input of the low noise stage. Because of the abbreviated design cycle I only tried a couple of FET sizes. For the small size FET I used the DFET300.S2P ( $50 \times 6 \mathrm{~mm}$ DFET biased at 2.5 volts and 10 mA ) linear file, and for the large FET I simulated a $50 \times 12 \mathrm{~mm}$ DFET biased at 10 mA by paralleling up two DFET300.S2P files in the schematic. I then used the LIBRA optimizer to adjust the source inductance to minimize the distance between minimum noise match point (GMN) and the simultaneous input match point (GM1), that is

$$
|G M N-G M 1|
$$

Figure 3 shows the result of the optimization for the large ( $50 \times 12$ ) FET, which had the minimum distance between the points, the square is the input simultaneous match point and the $X$ is the minimum noise match.


$$
\begin{aligned}
& - \text { Smith Chart } \\
& 0 \times \mathrm{GM1} \\
& \times \times \times \mathrm{GMN} \\
& \infty \infty \text { S22 imn }
\end{aligned}
$$

Figure 3 Optimized input simultaneous conjugate match (square) and minimum noise match (x) point for the $50 \times 12 \mathrm{~mm}$ DFET as well as the optimized input matching network S 22 (diamond).

The next order of business was to design the actual input matching network. First I set up a input matching network using two reactive elements that I thought would take me to the desired input match through the shortest path. I then used the optimizer in LIBRA to minimize two parameters. The first of these parameters was the distance between S22 of the IMN and GMN, and the second was the distance between S22 and GMI, that is

$$
\left|S_{2,2}-G M N\right|
$$

and,

$$
\left|S_{2,2}-G M 1\right|
$$

Figure 3 shows the result of the optimization, where the diamond is the resultant S22 of the IMN.

### 2.3. Output Match (Low Noise Stage)

I designed the output matching network (OMN) by looking at the combination of the IMN and FET S22 and matching S11 of the OMN to the conjugate of S22. Figure 4 shows the conjugate of S22 of the FET, IMN combination (square) and the resultant SIl of the OMN (X).


Figure 4 Ouput matching of the low noise stage. The conjugate of S22 of the IMN and FET combination is the square, and the S11 of the OMN is the $X$.


Figure 5 Schematic of the completed electrical design including, FET, input matching network, output matching network, and stabilization circuitry.

## 2.4. $S$ Parameters (Low Noise Stage)

I tested the circuit of Figure 5 using the linear test bench. Figure 6 shows the $S$ parameters of the completed electrical design of Figure 5 . S11 (input return loss) is shown by the solid line and is below 10 dB for the frequency range of $4.1-6.3 \mathrm{GHz}$, so its reasonable to expect that when the amps are cascaded the return loss specification will be met. S 21 (gain) is shown by the dotted line and is 6 dB at the design frequency of 4.7 GHz , so with a reasonable gain in the output stage I can expect the gain to be in spec.


Figure 6 shows the $S$ parameters of the completed electrical design of Figure 5.

### 2.5. Stability (High Gain Stage)

I used a similar approach to stabilization of the output high gain stage as I did in Section 2.1, except that I used no source inductor for in band stabilization, but I did use input and output stabilization circuitry for the stabilization. Figure 7 shows the geometrically derived stability parameters for the output high gain stage. Figure 8 shows the resultant input and output stabilization circuitry.


Figure 7 shows the geometrically derived stability parameters for the output high gain stage.


Figure 8 shows a schematic of the stabilized FET used in the output high gain stage.

### 2.6. Matching (High Gain Stage)

Matching for the output high gain stage was much simpler, since all ! had to due was design matching networks for the simultaneous conjugate match points. I used a similar procedure as in Section 2.2, that is I made sure I had an inductor to ground next to the FET and I used the LIBRA optimizer to minimize the distance between either SII of the OMN or S22 of the IMN and GM2 and GM1 respectively. Figure 9 shows the complete output high gain amplifier with input matching, output matching, and stabilization circuitry.

1 tested circuit of Figure 9 on the linear test bench and the results are shown in Figure 10. The dashed line is $S 22$ (output return loss) which is below 10 dB for the frequency range of $4.35-5 \mathrm{GHz}$, so its reasonable to expect that the output return loss will be in spec when the circuits are cascaded. The dotted line is S 21 (gain) which is 7 dB at the design frequency of 4.7 GHz .


Figure 9 shows the complete output high gain amplifier with input matching, output matching, and stabilization circuitry.


Figure 10 shows the results of the linear test bench measurement of the $S$ parameters of Figure 9.

### 2.7. Cascaded Performance

Since the output matching network of the first stage is designed to turn $50 \Omega$ to the desired output match and the input matching network is designed to turn $50 \Omega$ into the desired input match it seems reasonable that simply cascading the two amplifiers would provide sufficient interstage matching. I make no claims that this is the optimal interstage matching, but because of the limited time available to redesign the circuit this was the most expedient approach. So I simply cascaded the two amplifiers and tested them on the linear bench. Figure 11 shows the performance of the cascaded amplifiers. The SII parameter is the solid line and it is below 10 dB for the frequency range of $4-5.5 \mathrm{GHz}$ which is well within spec. The dashed line is the output return loss, and its 10 dB bandwidth is $4.2-5 \mathrm{GHz}$ which is also well within spec. The S21 parameter is shown by the dotted line and is marginally within spec with 13 dB gain at 4.7 GHz .

The 3 dB bandwidth of the amplifier is $3.4-5.2 \mathrm{GHz}$ or 1.8 GHz . The noise figure of the cascaded circuit is shown in Figure 12. The Noise figure is below 3 db for $2.5-10 \mathrm{GHz}$.


Figure 11 shows the performance of the cascaded amplifiers.


Figure 12 shows the cascaded noise figure of the electrical design.

## 3. Layout

The layout was difficult because of the large number of inductors in the circuit, but somehow I managed to squeeze the amp on the Anachip.

### 3.1. Bias Circuitry

As I discussed in sections 2.2, 2.3, and 2.6 I included the bias inductor in the input and output matching network design, so all I had to do to add bias tees was to add as large a MIM capacitor as I could fit in the layout and provide a wire bond pad to complete the bias tee. I decided to use self bias, because I thought this would require less space overall then added bias pads for both gates and both drains. Both FETs require $V \mathrm{ds}$ to be 2.5 and Id to be 10 mA . I obtained the resistor value by getting an approximate value from homework \#5 and tuning Vdd and Rs to get the desired bias point for each FET. See section 3.2 for the resistance and voltage values.

### 3.2. Simulation

After laying out the circuit with TriQuint elements and interconnecting MLINs, I simulated the circuit. I found that the input and output matches were out of spec. I then tuned the input and output matching networks to bring the circuit back in spec. After tuning I simulated the circuit for bias, linear S parameters, and 3 dB compression point.

### 3.2.1. Bias

Table I shows the bias simulation results. I tuned the source resistance and Vdd bias voltage while monitoring the source voltage, drain voltage, and drain current until the desired results for Vds and Id were obtained.

|  | Id <br> $(\mathrm{mA})$ | Vdd Bias <br> (Volt) | Vds <br> (Volt) | Source Resistance <br> $($ Ohm $)$ |
| :---: | :---: | :---: | :---: | :---: |
| Low Noise FET | 10.0 I | 2.9 | 2.52 | 20 |
| High Gain FET | 9.81 | 2.9 | 2.64 | 35 |

Table 1 shows the bias simulation results.

### 3.2.2. Linear S parameters

Figure 13 shows the S parameters of the cascaded circuit The SIl parameter is the solid line and it is below 10 dB above 3.9 GHz which is well within spec. The dashed line is the output return loss, and its 10 dB bandwidth is $3.9-5.1 \mathrm{GHz}$ which is also well within spec. The S 21 parameter is shown by the dotted line, and it meets spec with 13.5 dB gain at 4.7 GHz . The 3 dB bandwidth of the amplifier is $3-5.3$ GHz or 2.3 GHz . The noise figure of the cascaded circuit is shown in Figure I4. The Noise figure is below 3 db for $3.6-5.3 \mathrm{GHz}$. Figure 16 shows the input 3 dB compression point of the cascaded circuit. When the input power is 2 dBm the output power is 12 dBm , so the IP3 is 2 dBm which is in spec. The rest of the design goals and simulated specs are tabulated in section 5.


Figure 13 shows the $S$ parameters of the cascaded circuit


Figure 14 shows the noise figure of the cascaded circuit.


Figure $\mathbf{1 5}$ shows the stability of the final layout.


Figure 16 shows the input 3 dB compression point of the cascaded circuit.

### 3.3. Topology



Figure 17 shows the final layout of the circuit.

## 4. Test Plan

### 4.1. Equipment

The equipment required to perform the test are as follows

| network analyzer | spectrum analyzer | noise figure test set |
| :--- | :--- | :--- |
| 3 volt power supply | sweep oscillator | $2 \times$ ammeter |

### 4.2. Procedure

### 4.2.1. Network Analyzer Setup

4.2.1.1. set the bias supply at 2.9 volts
4.2.1.2. connect the bias through the ammeters to the pads marked on the chip
4.2.1.3. calibrate the network analyzer
4.2.1.4. position the port 1 probe head to the ground signal ground pads marked IN on the chip
4.2.1.5. position the port 2 probe head to the ground signal ground pads marked OUT on the chip
4.2.1.6. measure and record the $S$ parameters
4.2.2. Noise Figure Test Setup
4.2.2.1. set the bias supply at 2.9 volts
4.2.2.2. connect the bias through the ammeters to the pads marked on the chip
4.2.2.3. calibrate the noise figure test set
4.2.2.4. position the port 1 probe head to the ground signal ground pads marked IN on the chip
4.2.2.5.position the port 2 probe head to the ground signal ground pads marked OUT on the chip
4.2.2.6. measure and record the noise figure over the frequency range $4-6 \mathrm{GHz}$
4.2.3. dB Compression Measurement
4.2.3.1. set the bias supply at 2.9 volts
4.2.3.2. connect the bias through the ammeters to the pads marked on the chip
4.2.3.3. position the port 1 probe head to the ground signal ground pads marked IN on the chip
4.2.3.4. position the port 2 probe head to the ground signal ground pads marked OUT on the chip
4.2.3.5. connect the sweep oscillator to the input probe head
4.2.3.6. connect the spectrum analyzer to the output probe head
4.2.3.7. set the sweep oscillator to CW operation at 4.66 GHz
4.2.3.8. adjust the output power of the sweep oscillator until the spectrum analyzer is 10 dB above the sweep oscillator power, this is the IP3

## 5. Specifications

| Specification | Goal | Simulation | Test |
| :--- | :--- | :--- | :--- |
| Frequency | 4.635 to 4.685 GHz | $3-5.3 \mathrm{GHz}$ |  |
| Bandwidth | 50 MHz | 2.3 GHz |  |
| Gain | 13 dB | 13.5 dB |  |
| Gain Slope | $0.0 \mathrm{I} \mathrm{dB} / \mathrm{MHz}$ | $0.005 \mathrm{~dB} / \mathrm{MHz}$ |  |
| Gain Ripple | $\pm 2 \mathrm{~dB}$ | $\pm 3 \mathrm{~dB}$ |  |
| Noise Figure | 2 dB goal, 3 dB | 2.8 dB |  |
| Input IP3 | -15 dBm | 2 dBm |  |
| Return Loss Input | 10 dB | 12.3 dB |  |
| Return Loss Output | 10 dB | 24.5 dB |  |
| Size | FIT ON ANACHIP | MET |  |

## Frequency Tripler

## MMIC DESIGN 525.787 Fall 1997

Carson Murray

## I.Summary

This MMIC design is a $\times 3$ multiplier using the TriQuint Semiconductor process. The goal is to have an rf input of $1545-1761 \mathrm{Mhz}$ at 0 dBm and an rf output of 4635-5283 Mhz at 0 dBm with the other harmonics attenuated by $>-15 \mathrm{dBc}$. This MMIC will be part of a chip set for use in a WLAN Transceiver application.

## II.Introduction

## Circuit Description:

The schematic design consists of three stages, which are the input multiplier, filter, and output amplifier. The input multiplier is a GFET biased to operate close to the pinch-off region of the DC I-V curves. This is done in order to have a very low Pout compression point and by doing this will force the output to have something close to a square wave, which is rich in third order products.

The filter is a 3 pole series/shunt resonance topology which is done to attenuate unwanted 2nd order and fundamental frequency components. The output amplifier is designed to further boost the output power to approximately 0 dBm .

## Design Philosophy:

The $300 \mu \mathrm{~m}$ GFET device was choosen as the active device for use in both the input multiplier and output amplifier stages. This type and size of FET was choosen both because of its power handling capabilities and its relatively small footprint.

The biasing scheme for these devices is a simple LC network, which consists of a $600 \mu \mathrm{~h}$ inductor and a 25 pf capacitor. 10pf capacitors are also used as DC blocks on both the gate and drain of the GFET.

The input/output matching networks are simple series $L /$ shunt $C$ topologies. The input matching circuit of the input multiplier is optimized for the input band of 1545-1761 Mhz , whereas the output matching circuit is designed for the upconverted band of 4635 5283 Mhz . The matching networks were designed to work for a slightly larger bandwidth than the actual operating bandwidth, which will increase the yield of the MMIC because process variations will cause the frequency response to shift.

The bias point for the input multiplier stage was choosen to be +7 volts at the drain and -2 volts at the gate. This puts the GFET close to pinchoff and reduces the output compression point such that the 3 rd order products are maximized. The bias point for the
output amplifier was chosen for maximum gain which was +2 volts at the drain and 0 volts at the gate.

The filter was designed to reject the fundamental and the second harmonic and pass the 3rd harmonic with as little attenuation as possible. The higher order products are already low enough coming outside of the input multiplier that further filtering is not necessary. The filter consists of three sections of LC resonators, including 2 shunt and 1 series. These are few components as possible in order get the desired rejection and minimize chip area. The inductors were also choosen to be the minimum value of $500 \mu \mathrm{~h}$ and the capacitors were optimized to give the desired response. This was done becasue inductors take up much more real estate than capacitors. The filter is placed before the amplifier instead of after because this improves the rejection of the unwanted harmonics.

The MMIC uses $+/-7$ volts as its bias supply and used GSG for its RF input/output in order to make use of on-wafer probing. Resistor dividers are used to provide the designed bias condition at the FET.

## Trade Offs:

The modeled performance of the MMIC gives an output power of the 3 rd order at about 0 dBm and a bandwidth of approximately 0.7 Ghz . Because of limited chip space, I was unable to add another gain stage to boost the output power up to the goal of +10 dBm , and I could not add 2 pole matching networks, which would increase the bandwidth to the desired 1.1 Ghz.

A full-wave diode bridge would be the optimal way to design a frequency tripler because the output would be a pure square wave, which has relatively high power odd harmonics. This approach was not used because there is no model for a TriQuint process diode. Using the GFET as the multiplier is not ideal because it puts out a fairly high level 2 nd harmonic which creates the need for the filter stage.

## III. Modeled Performance

The following is a table showing the expected performance vs. the desired performance.

|  | Specifications | Final Layout Results |
| :---: | :---: | :---: |
| Input Frequency (Mhz) | $1545-1761 \mathrm{~min}$. | $1500-1800$ |
| Output Frequency (Mhz) | $4635-5283 \mathrm{~min}$. | $4600-5300$ |
| Bandwidth (Ghz) | 1.1 goal | 0.7 |
| Input Level (dBm) | 0 | 0 |
| Output Level (dBm) | $0(+10$ goal) | 0 |
| VSWR | $1.5: 1 \mathrm{IN} / \mathrm{OUT}$ | $1.05: 1-2.37: 1$ |
| Spectral Purity (dBc) | $>-15$ | $>-25$ |
| Fundamental | $>-15$ | $>-12$ |
| 2nd Harmonic | $>-15$ | $>-25$ |
| 4th Harmonic | $+/ 7$ | $+/-7$ |
| Supply Voltage (volts) | $60 \times 50$ | $60 \times 50$ |
| Size (mils) |  |  |

Table 1. Comparison of Specs. vs. Final Layout Results

The maximum attainable bandwidth was approximately 0.7 Ghz , which fell short of the 1.1 Ghz goal. More bandwidth would have been possible using 2 pole matching networks, but limited chip space prevented doing this. The worst case second order harmonic attenuation was approximately -12 dBc . This could have been improved by adding an additional resonator in the filter, but space was again the limiting factor.

The following plots are final layout simulations.


Input VSWR of $\times 3$ Multiplier
M1 Frequency $=1.55000000$ value $=1.65294696$
M2 Frequency $=1.75000000$ value $=1.93268272$
M3 Frequency $=1.60000000$ value $=1.16269563$
Figure 1. Input Return Loss and VSWR plot

G6yout-laceosignel_tb

 SW

Output VSWR of $\times 3$ Multiplier
M1 Frequency=4.70000000 value=2.37403756
M2 Frequency=5.20000000 volue=1.19698741 M3 Frequency $=5.10000000$ value $=1.05662347$

Figure 2. Output Return Loss and VSWR plot

```
Lloy-y1-nonlin_b
    ladi"e
```



Outpui Power Spectrurr or x3 Multiplitr ul 1.65 Gl
41 Harronie Fraquency=1.65000000 valua=-30.9806657 M3 Herrionic Frequency-3.3000000) valuet-19.60598\&6 M4 Herronic Frequency=4.95000000 valuemo.0287605e M4 Harmonic Frequancy=6.60000000 valuex-38.5486159

Figure 3. Output Spectrum Plot


Figure 4. Output Power Level of the first 4 Harmonics

## IV. Schematic Diagram

A simplified schematic showing all of the major TriQuint elements is shown in Figure 5. This includes everything but the line interconnects. All functionality is contained onchip, therefore there is no off-chip schematic. The final layout is shown in Figure 6


Figure 5. schematic


Figure 6. Final Layout of x 3 Multiplier MMIC

## V. DC Analysis

The libra simulations measure a total of 98 ma of current for the +7 volts source and 20 ma for the -7 volt source, therefore the total power consumption of the device is 0.826 Watts. The input multiplier GFET drain current $\approx 13 \mathrm{ma}$ and the output amplifier GFET drain current $\approx 84 \mathrm{ma}$

The line interconnects are using 1-ME and 2-ME which combined have a current carrying capacity of $27 \mathrm{ma} / \mu \mathrm{m}$. The DC lines used for the X 3 multiplier are $10 \mu \mathrm{~m}$ lines, and these can carry up to 270 ma of maximum current.

## VI. Test Plan

The test equipment needed for this MMIC are listed below.

- Cascade model 43 wafer probe station with 2 RF GSG probes and 3 DC needle probes. See Figure 2 and 3
- HP synthesized signal generator
- HP spectrum analyzer

The test setup is shown in Figure 1. and will use the signal generator to sweep the RF input from $1.4-1.8 \mathrm{Ghz}$ at 0 dBm . The spectrum analyzer will be connected to the RF ouput and will measure the power level and the frequency range of all the harmonics. A power supply will supply the $+/-7$ volts, which will require the use of 2 DC needle probes. A DC ground will also require another DC needle probe.


Figure 7. Test Setup for X3 Multimplier

The MAX HOLD feature of the HP Spectrum Analyzer will be used for the entire sweep of the Freq Synthesizer. This will display the power output for the entire swept band and using the marker function on the Spectrum Analyzer can be used to read the exact power level at each frequency.

The DC and Rf pads on the die layout are labeled as to their function. See the layout in Figure 6


Figure 8. Cascade Probe Station


Figure 9. Close-up view of GSG probe onto RF pad of MMIC

## VII. Conclusions and Recommendations

This design gives a relatively simple method for upconverting a frequency band. Since all of the specifications could not be met for a $60 \times 50 \mathrm{mil}$ chip, a future redesign should be considered using diodes (assuming that a model can be found) in order to maximize the 3 rd order output and hopefully eliminating the need for the filter.

## MMIC POWER AMPLIFER

Neal Tesny
December 8, 1997

EE787
Craig Moore
John Penn


#### Abstract

A design for a Microwave Monolithic Integrated Circuit (MMIC) C-band power amplifier is described. The amplifier has a $3-\mathrm{dB}$ bandwidth of from 3.70 to 5.02 GHz , a gain of 12.1 dB , and an output power of 24.2 dBm at its 1 dB compression point. Circuit design, layout and performance are presented.

\section*{Introduction}

\section*{Circuit Description}

The circuit is a 1 -stage, class AB, MMIC power amplifier. It was designed to have an output power of at least +23 dBm for an operating range of from 4.635 GHz to 4.685 GHz . Other requirements were: a bandwidth of at least 50 MHz , a gain of at least 12 dB , a maximum gain ripple of $\pm 0.5 \mathrm{~dB}$, an efficiency of at least $15 \%$ @ 1 dB compression, and input and output VSWRs of less than 1.5:1. The supply voltages were limited to +8 V and -5 V . The circuit was to be placed on a $60 \times 60 \mathrm{mil}$ ANACHIP. The TriQuint process was used for design and production of the circuit.


A basic schematic of the circuit is shown in Figure 1. It uses a $6 \times 200 \mu \mathrm{~m}$ G-FET which is biased in the $A B$ operating region with $V_{D} \cong 8.0 \mathrm{~V}$ and $\mathrm{l}_{\mathrm{D}} \cong 160 \mathrm{~mA}$. It uses input and output matching networks which are low-pass pi networks, i.e., 2 shunt capacitors separated by a series inductor. The drain bias network is a bias-T with RF choke and blocking capacitor. The gate bias is separated from the RF circuit by a large, $2 \mathrm{k} \Omega$ resistance. In addition it has input and output stability networks which provide stability at the lower frequencies while preserving gain in the operating band. The structure of these networks is shown in figure 2.

## Design Philosophy

The design was started with the FET. A $1200 \mu \mathrm{~m}$ G-FET was selected in order to provide adequate output power. A DC bias check was performed and I-V curves were obtained. A Cripps load resistance of $21 \Omega$ was chosen, and output and input networks were designed along with bias networks. Stability networks were then designed and added, and then overall tuning was performed. The circuit was designed to be self-biasing, i.e., require only drain bias voltage. However, the layout was designed to allow the overriding the self bias and the application of gate-biasing voltage if it is needed. This, however, is not recommended because the circuit was optimized for self bias and overriding may produce unstable results. This is described further in the Test Plan.

## Tradeoffs

Since it was very difficult to optimize for all the design requirements at the same time, it was decided to maximize the output power ( $\mathrm{P}_{\text {out } 1 \mathrm{taB}}$ ) while keeping gain and VSWR just within specification. Also it was designed to operate with only a + Voltage at the expense of some output power.

figure 1. basic circuit sehematic.


Figurg 2, Stableme netmak

## Modeled Performance

## Specification Compliance Matrix

|  | $\underline{\text { Specification }}$ | $\underline{\text { Simulated Performance }}$ |
| :--- | :--- | :--- |
| Frequency | $4.635-4.685 \mathrm{GHz}$ | $3.70-5.02 \mathrm{GHz}$ |
| Bandwidth, 3 dB | $>50 \mathrm{MHz}$ | 1.32 GHz |
| Gain, small signal | $>12 \mathrm{~dB}, 15 \mathrm{~dB}$ goal | $12.02-12.16 \mathrm{~dB}$ over spec freq. |
| Gain Ripple | $\pm 0.5 \mathrm{~dB}, \max$. | 0.14 dB over specified freq. |
|  |  | range |
| Output Power, @ 1 dB compress. | $>+23 \mathrm{dBm},+27 \mathrm{dBm}$ goal | $+24.2 \mathrm{dBm} @ 4.66 \mathrm{GHz}$ |
| Efficiency, @ 1 dB compress. | $>15 \%, 25 \%$ goal | $18.37 \% @ 4.66 \mathrm{GHz}$ |
| VSWR, $50 \Omega$, input | $<1.5: 1$ | $1.03-1.07$ over spec. freq. range |
| VSWR, $50 \Omega$, output | $<1.5: 1$ | $1.36-1.45$ over spec. freq. range |
| Supply Voltage | $+8 \mathrm{~V},-5 \mathrm{~V}$; + Volts only, goal | +8.0 V only |
| Size | $60 \times 60 \mathrm{mil}$ ANACHIP | $60 \times 60 \mathrm{mil}$ ANACHIP |





$S 11$
schema 7
$S[1,1]$

POWER OUT, POWER IN, POWER-ADDED EFFICIENCY, AND DC-TO-RF EFFICIENCY



open $/ V g g$
GATE
BAA



## DC Analysis

The FET bias check and Cripps load line are shown on the following page. Since the drain bias current, $\mathrm{I}_{\mathrm{D}}$, may be close to 200 mA , it was necessary to use lines that were $12 \mu \mathrm{~m}$ wide or more for the bias circuit. This involved using MRIND inductor rather than the standard TRQ inductor with $10 \mu \mathrm{~m}$ lines which can handle only $\sim 180 \mathrm{~mA}$ safely. This implementation can be seen in the layout diagram.




ILu
pgfet 2
$10 C$
$m A$

## The Test Plan

No $V_{G G}$ bias voltage is needed. The circuit is self-biasing. However if necessary for troubleshooting purposes a $V_{G G}$ bias voltage may be applied as described below.

Testing:
Ground MMIC chip. Apply a $\mathrm{V}_{\mathrm{DD}}$ of +8.0 V to PAD 1. Connect output to PAD 2 and input to PAD 3. Apply input signal at frequency 4.660 GHz . Measure test parameters listed in table on next page. Vary frequency over the operating range of 4.635 GHz to $4.685 \mathrm{GHz} . V_{\mathrm{DD}}$ may be varied slightly $(\sim \pm \mathrm{IV})$ in order to observe the results.

Checking $V_{\underline{s}}$ and $\mathrm{I}_{\underline{D}}$ :
A high-impedance voltage probe is recommended. Apply probe to PAD 5. This will give a direct reading of $\mathrm{V}_{\text {source. }}$. Note: since the FET gate is tied to ground, $\mathrm{V}_{\mathrm{GS}}$ is the negative of the voltage reading.) Drain bias current $I_{D}$ is derived by dividing the voltage reading by $5 \Omega: I_{D}=V_{\text {PADS }} \div 5 \Omega$.

Applying $\mathrm{V}_{\mathrm{GG}}$ :
If the amplifier does not function optimally, $\mathrm{V}_{\mathrm{GG}}$ may be applied to PAD 4. Due to the presence of stability and isolating resistors, a very small current will be drawn and a $5-\mathrm{to}-1$ voltage division will take place. Hence to get the actual voltage applied: $\mathrm{V}_{G G, \text { applich actual }}=\mathrm{V}_{\text {PADA, applied }} \div 5$. This applied voltage will be in addition to the self-biasing gate voltage from the $5 \Omega$ source resistor. If a positive voltage is to be applied to PAD 4, $\mathrm{V}_{\mathrm{GG}}$, it is highly recommended to monitor $\mathrm{I}_{\mathrm{D}}$ as described above to be sure that it stays below 200 mA . An $\mathrm{I}_{\mathrm{D}}$ bias current exceeding 215 mA will cause burnout of the biasing lines on the chip. Grounding PAD 5 to override the self bias is not recommended. However if this does become necessary, the following procedure is given. Also when applying a $V_{G G}$, the input must be isolated from DC.

Overriding the self bias:
Be sure to follow these steps to avoid burnout of chip lines. Remove drain voltage from PAD 1. Apply at least -5.0 V to PAD 4 to ensure proper cutoff of the FET.. Apply $\mathrm{V}_{\mathrm{DD}}$ to PAD 1 . If possible monitor $\mathrm{I}_{\mathrm{D}}$ externally. Do not apply a voltage more positive than -2.0 V to PAD 4 , as this will cause a bias current exceeding 215 mA on the bias lines.


FIGURE 3. TEST EQUIPMENT Hook UP.

## LABORATORY TEST RESULTS C BAND POWER AMPLIFIER

Date tested: $\qquad$

|  | Simulated | Measured |
| :---: | :---: | :---: |
| Gain | 12.1 dB |  |
| Bandwidth (3dB) | $\begin{aligned} & 1.32 \mathrm{GHz} \\ & 3.70-5.02 \mathrm{GHz} \end{aligned}$ |  |
| Gain ripple at operating bandwidth (4.635-4.685 GHz) | 0.14 dB |  |
| Power at 1 dB compression point (@ 4.66 GHz ) | 24.2 dBm |  |
| Efficiency (@4.66 GHz) | 18.37 \% |  |
| VSWR, input (@4.66 GHz) | 1.03 |  |
| VSWR, output (@4.66 GHz) | 1.39 |  |
| $V_{D D}$ (drain bias) | +8.0 V |  |
| $\mathrm{V}_{\mathrm{GG}}$ (gate bias, after $\div 5$ correction) | 0.0 V |  |
| $\mathrm{I}_{\mathrm{D}}$ (drain bias current) | 153.13 mA |  |
| Other |  |  |
| Other |  |  |

Explanation for discrepancies:

## Conclusions and Recommendations

A MMIC C-band power amplifier was designed to meet given specifications. The most difficult problem to solve in this effort was probably overcoming stability problems while preserving gain and output power. Also it is difficult to optimize for output power, gain, VSWR, and efficiency at the same time. It seems that only one thing can be fully optimized at the expense of the others. It would be beneficial to assign priorities to the different requirements as to which is more important to optimize.

Bandwidth was no problem whatsoever since this was a very narrow-band device. Layout was, of course, what was the most time-consuming part of the effort. I think this can be aided greatly by better circuit planning, i.e., schematic planning as well as layout planning.

Also perhaps a 2-stage design would have given better performance. This may have reduced the number of stability networks needed, but it would have added complexity to the layout.



Final layout

# 1.6 GHz VCO Design Using the TriQuint TRx Process 

8 Dec. 1997

Patrick Dever

## 1. Summary

An L-band voltage controlled oscillator (VCO) was designed as part of the MMIC Design course at Johns Hopkins University ( 525.787 ). This year's class objective was to design a chip set for a WLAN transceiver in the $4635-4685 \mathrm{MHz}$ NII Band. The VCO requirement was a frequency of 1645 to 1662 MHz with an output power of +5 dBm . It was implemented using two GFETs and passive components. Frequency tuning was accomplished through a diode formed by shorting two ports of one GFET. Five of the six design goals were met. The design meets the minimum requirements for frequency, power, control voltage, supply voltage, and size. However, an impedance transformer is needed to meet the output impedance requirement. This report summarizes the design philosophy, predicted performance, and provides a test plan.

## 2. Introduction

## Circuit Description

The VCO was designed for 7 mil GaAs using the Triquint TRx process. It consists of two GFETs (depletion mode power MESFETs). The first GFET, a $6 \times 50$ um device is unstable at the desired frequency and is the primary circuit element. The second GFET, a $6 \times 200$ um device, is used as a varactor diode. The diode is created by shorting the drain and source of the FET. The drain/source becomes the cathode and the gate serves as the anode.

The varactor is used in a series L-C circuit on the gate of the $6 \times 50$ GFET. An additional fixed capacitor in parallel with the varactor provides more capacitance to the series resonant circuit. This is explained in more detail in the tradeoffs section. Another capacitor provides a feedback path between the drain and the gate. The control voltage (Vtune) is supplied via a $5 \mathrm{k} \Omega$ resistor and isolated is from the $6 \times 50$ GFET via a 10 pF blocking capacitor.

Biasing is achieved through a single +5 V supply using gate, drain, and source resistors. The drain and source resistors were implemented using the NiCr layer ( $50 \Omega /$ ). Since the gate resistor is large ( $5 \mathrm{k} \Omega$ ), the G- layer, with a sheet resistivity of $600 \Omega /$, was used.

## Design Philosophy

A small signal design approach was used for this oscillator. The advantage of the small signal approach is that most simulations can be done using a linear test bench and the small signal s-parameters for the FET. However, a non-linear model is needed to properly model the junction capacitance of the diode. This is not a problem since a non-linear device can be simulated in a linear test bench if it is biased properly. For simplicity, this was done for both the diode and the FET. This eliminates the need for the large signal sparameter test bench.

The object of an oscillator is to create a predictable instability. The stability circles of the $6 \times 50$ GFET and the stability factor $\mu$ were examined. The intent was to design a resonant circuit on the gate of the device such that SII of the device is in the unstable region. In this situation the drain will present a negative resistance to the load.

Most of the difficulty in this design involved the diode model. An accurate model of the diode capacitance versus voltage is necessary to design the resonant circuit. Several methods were tried but the simplest involved shorting the drain to the source, connecting it to ground using a small resistance, and providing bias through a large resistor. This circuit, shown in figure 1 , can be simulated in a linear test bench. A second circuit, a series R-C, was then tuned to match SII of the diode on a Smith Chart. In this way, the range of capacitance was accurately measured for the tuning range of 0 to -5 V .
ootex
potbrant
$\xrightarrow[3]{\substack{0}}$
FIGURE I

In the simulations, TRx circuit elements and ideal interconnects were used while developing the design architecture. Since the parasitic elements are already included, little tuning is required when the real interconnects are added during layout.

A helpful method for synchronizing the layout and schematic was also learned. From the "ideal" schematic, place the last circuit element in the layout window and synchronize from the layout window. Add components one by one always synchronizing from the last element. Then re-simulate to verify performance. It helps to disconnect the real and ideal elements before synchronizing to prevent the software from creating a cluttered schematic. Repeat this procedure until all components and interconnects have been added to the layout.

## Trade-offs

The first trade off involved the L-C resonant circuit. The small diode capacitance required a large series inductor to move the impedance into the unstable region of the Smith Chart. To minimize the size of the inductor, the diode was constructed from the largest FET allowed ( $6 \times 200$ ). The larger area has more capacitance. However, more capacitance was needed. This was accomplished by adding a fixed capacitor in parallel with the varactor. Its value is a compromise between minimum inductance and tuning range. If the fixed capacitor was too small, a large inductor would still be needed. If the fixed capacitor was too large, the changing diode capacitance would have a negligible affect on the resonant frequency.

The second trade off involved the feedback capacitor. The series L-C circuit on the gate did provide the desired oscillation around 1.6 GHz but it also supported an oscillation at 8 GHz . The capacitor between gate and drain helped stabilize the circuit. There are no unwanted oscillations through 10 GHz . (See figure 3.)

The third tradeoff required the $6 \times 50$ GFET. The advantage of the $6 \times 50$ GFET is that the Cripps resistance required for maximum power is $50 \Omega$. Thus the $6 \times 50$ GFET was used although it may have been easier to design a resonant circuit for a DFET or another size GFET.

## 3. Modeled Performance

All circuits were simulated using HP's Libra software. The following specification compliance matrix summarizes the requirements, design goals, and predicted performance.

|  |  |  | Sipredictedy meformanteme |
| :---: | :---: | :---: | :---: |
| Frequency | $1645-1662 \mathrm{MHz}$ | $1645-1662 \mathrm{MHz}$ | $1555-1690 \mathrm{MHz}$ |
| Power Out | $>+5 \mathrm{dBm}$ | $+10 \mathrm{dBm}$ | +13 dBm predicted from load line analysis. |
| Control Voltage | 0 to-5 V | 0 to-5 V | 0 to -5V |
| Supply Voltage | +/-5V | $+5 \mathrm{~V}$ | - + +5 V |
| Output Impedance | 50 ohms | 50 ohms | Negative Resistance (No on chip impedance transformer.) |
| Size | $60 \times 60$ mil Anachip | $60 \times 60 \mathrm{mil}$ Anachip | $60 \times 60$ mil Anachip |

The primary requirement of the VCO is the proper output frequency. Figure 2 compares the simulated VCO response. The minimum frequency range as marked by a box. As shown by markers $1 \& 2$, the predicted tuning range is 1555 to 1690 GHz since oscillations may be supported when the magnitude of SII is greater than one. However, the useful tuning range may be less since $|\mathrm{S} 11| \cong 3$ is preferred to guarantee an oscillation. For this reason, the useful tuning range (markers $2 \& 3$ ) is probably 1620 to 1690 MHz which still meets the required frequency range.

A wide band simulation was also performed to verify that the VCO will oscillate only at the desired frequency. Figure 3 shows that the design has no unwanted oscillations through 10 GHz while figure 4 verifies that the input impedance has a negative real part. Remember that a negative resistance is a necessary condition for oscillation. Finally, a layout identifying the major circuit elements is shown in figure 5 .

The output power of +13 dBm was predicted from a load line analysis for the $3 \mathrm{~V}, 50 \mathrm{~mA}$ bias of the FET. The output impedance is a negative resistance. Although this meets the requirement for oscillation it does not meet the design goal. Time allowing, an on chip impedance transformer should be added.

The VCO is unstable only at the desired frequency.

 ! 1



## 4. DC Analysis

Using a dc test bench, a dc analysis was performed on the circuit. This analysis verified the desired $3 \mathrm{~V}, 50 \mathrm{~mA}$ bias condition on the $6 \times 50$ FET.


| VDS | 3 V | 2.9567 |
| :--- | :--- | :--- |
| Id | 50 mA | 53.8889 mA |
| VGS | -0.6 V | -0.6603 V |

The stress caused by dc current on the circuit elements is examined in the table below. It verifies that all components have sufficient current carrying capacity.

|  | , |
| :---: | :---: |
| GFET (6x50) | $6 \times 50 \mathrm{GFET}$ ( $3 \mathrm{~V}, 50 \mathrm{~mA}$ ) Taken from TQ library. |
| GFET (6x200) | $6 \times 200$ is used as a varactor. Small current on gate. |
| TRXDIND and 10 um wide interconnect. | The 10 um wide inductors are made up of ME-1 and ME-2. The current capacity of ME-1 alone is $9 \mathrm{~mA} / \mathrm{um}$. ( $10 \mathrm{um} * 9 \mathrm{~mA} / \mathrm{um}=90 \mathrm{~mA}$ capacity.) Additional capacity is added by ME-2 ( $18 \mathrm{~mA} / \mathrm{um}$ ). |
| NiCr Resistors | $1 \mathrm{~mA} / \mathrm{um}$ of width. Resistors must be a minimum of 53 um wide. |
| G-Resistors | $0.025 \mathrm{~mA} / \mathrm{um}$ of width. $5 \mathrm{k} \Omega$ resistors are 20 um wide. Used in the varactor and gate circuits. Small current on gate. |

5.0 Schematics Supply Voltage Section



## 6. Test Plan

The test plan consists of the following tests:

1. DC Current
2. Unwanted Oscillations
3. Tuning Frequency Range and Output Power

All tests are to be performed as described below. A VCO test data sheet is provided to collect the data.
Required Test Equipment
(1) Spectrum Analyzer (HP8563 or equivalent)
(1) Network Analyzer (HP8510 or equivalent)
(1) Multimeter
(2) Power Supply
A. DC Current

1. Verify all connections as shown in figure 6.
2. Apply +5 V to the $\mathrm{V}+$ port.
3. Measure dc current.
B. Unwanted Oscillations
4. Connect the RF output of the VCO to a spectrum analyzer as shown in figure 6 .
5. Apply +5 V to the $\mathrm{V}+$ port and 0 V to the V tune port.
6. Verify that no oscillations exist in the range 0 to 1.5 GHz and 2 to 10 GHz .
C. Tuning Frequency Range and Output Power
7. Connect the RF output of the VCO to a spectrum analyzer as shown in figure 6 .
8. Apply +5 V to the $\mathrm{V}+$ port
9. Measure the oscillation frequency and amplitude for 0 to -5 volts as shown on the test data sheet. The step size may be reduced as necessary to verify the tuning frequency range of 1645 to 1662 MHz .

TEST SETUP


$$
\text { FIGURE } 6
$$

## VCO Test Data Sheet

Date: $\qquad$
A. DC Current 50 mA nom.

Current (mA) $\square$
B. Unwanted Oscillations

No oscillations $0-1.5 \mathrm{GHz} \& 2-10 \mathrm{GHz}$
Oscillations? ( $\mathrm{y} / \mathrm{n}$ )

C. Tuning Frequency and Output Power

1645 to 1662 MHz min.
+5 dBm min.

| Vtune <br> (V) | Frequency (MHz) | Power (dBm) |
| :---: | :---: | :---: |
| 0 |  |  |
| -0.2 |  |  |
| -0.4 |  |  |
| -0.6 |  |  |
| -0.8 |  |  |
| -1.0 |  |  |
| -1.2 |  |  |
| -1.4 |  |  |
| -1.6 |  |  |
| -2.0 |  |  |
| -3.0 |  |  |
| -4.0 |  |  |
| -5.0 |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## 7. Conclusion and Recommendations

The 1.6 GHz VCO described above successfully meets 5 of the 6 design requirements. It meets the minimum frequency range, operates from a single supply, uses a 0 to -5 V tuning voltage, and fits on the $60 \times 60$ mil Anachip. The output power is also predicted to exceed the minimum requirement. However an impedance transformer is needed to meet the output impedance requirement.

Time allowing, there are two recommendations that should be followed. First, the impedance transformer should be added to the circuit. Second, more attention could be given to simulating the actual output power rather than relying on the load line analysis.

Four Stage Distributed Amplifier Using a Distributed Biasing Technique

EE787
MMIC Design Techniques
Fall 1997

John Larner
12-8-97

## Abstract:

A four stage distributed amplifier was designed using a distributed biasing technique. The amplifier was designed for implementation with the LH5 process currently under development at M/A-Com. Both linear and non-linear models were available for a $25 \times 6$ FET, so the design was based on this FET size. The goal of the design was to maximize the bandwidth of the amplifier while keeping a reasonable gain and maintaining low VSWR on the input and output. The design presented here shows an amplifier with 9 dB of gain from 1 GHz , to a -3 dB point at 24 GHz . The VSWR is less than 2:1 over the entire band and less than 1.5:1 from 10 GHz to 24 GHz . The amplifier is unconditionally stable.

Introduction:
A goal of this design was to maximize amplifier bandwidth by using distributed amplifier techniques. A $25 \times 4$ PHEMT linear model was available, which would have resulted in an amplifier with higher frequency operation, but a $25 \times 6$ PHEMT was chosen since both linear and non-linear models were available for that part.

Design Goals:
Bandwidth: $26 \mathrm{GHz},-3 \mathrm{~dB}$ bandwidth.
Gain:
VSWR:
At least 7dB.
Less than 1.5:1, both input and output.
Achieved:
Bandwidth: $1-24 \mathrm{GHz},-3 \mathrm{~dB}$ bandwidth.
Gain:
9 dB .
VSWR: Less than 1.5:1 from 10 GHz to 24 GHz .
Less than 2:1 from 1 GHz to 10 GHz .

Design Philosophy:
Distributed amplifiers have the widest bandwidth operation of any amplifier topology. In a distributed amplifier design, isolation and gain are sacrificed to produce an amplifier with the widest bandwidth possible. A distributed amplifier is designed by connecting FETs in such a way that they form an artificial, lumped element transmission line. The idea is to combine a FET's gate and drain capacitances with inductive gate and drain lines in order to match to the desired input and output impedances, normally 50 Ohms.

The design of an ideal distributed amplifier begins with modeling the gate and drain capacitances of the FET. The needed inductance for the gate and drain lines can then be calculated by $Z=s q r t(L / C)$, where $C$ is either the gate or the drain capacitance. Since smaller FETs have lower gate and drain capacitances, they are capable of higher frequency operation. The gate capacitance, Cg , is usually the larger of the two and is thus the limiting factor on the high frequency operation of the device. The upper frequencies are limited because the artificial transmission line formed by Cg and the inductor form a low pass filter with a cutoff frequency $f=1 /(Z * p i * C g)$.

For the $25 \times 6$ FET the input was easily modeled as a 200 fF capacitor in series with a 12 Ohm resistor (See Smith chart). A 500 pH inductor would be required to form the 50 ohm transmission line for the gate line. At the frequencies of operation desired, coiled, lumped inductors could not be used due to the fact that they became self-resonant. Instead, a length of narrow transmission line, MLIN, was used to create the needed inductance between adjacent FETs. Even a piece of transmission line would become self-resonant if it were too long. Due to the self-resonance problem and the fact that the lines were lossy as well, the inductors were far from ideal at high frequencies. The lack of ideality of the inductors meant that design techniques which assumed ideal components were of little help. Instead, Libra modeling was used to achieve a balance between transmission line inductance and loss in order to optimize the overall amplifier performance.

The output of the $25 \times 6$ FET could not be modeled very well by a simple RC circuit (see Smith chart). This made it difficult to make a meaningful choice of inductor values. Libra modeling was again used to find a combination of drain line length and width which gave acceptable performance to the overall amplifier design.

Biasing:
An initial idea was to supply all of the amplifier FETs from the drain line through the drain termination resistor. This would have resulted in a power dissipation of $50 \times(4 \times 25 \mathrm{~mA})^{\wedge} 2=0.5$ Watts in the terminating resistor. Due to lack of power handling capability in the TaN resistors, this option was rejected. Another idea, due to Chuck cook of M/A-Com, was to use one FET per stage of the amplifier as a current source. This seemed like an interesting, easy to implement solution.

It was decided to bias the FETs at Idss. Operation near Idss should result in an amplifier with high gain and was also the simplest configuration for the constant current FETs. Idss for the $25 \times 6$ FETs is 18 mA according to the linear model, and 25 mA according to the non-linear model. The two models were derived from different samples of FETs.

This biasing technique required that in addition to the drain capacitance of the amplifier FETs being absorbed into the output transmission line, the shorted gate and source capacitance of the constant current FETs also had to be absorbed. Since Cg of the amplifier FETs is larger than Cd, one should be able to add extra capacitance to the drain line without hurting performance.

The initial design fed each amplifier stage from a seperate bond pad. It was concluded that this might not be a practical way to bias the circuit. It was desireable to supply all of the drain current through a single bond pad. It was found that in order to supply the drain current from one bond pad and maintain adequate isolation from stage to stage, a small resistance ( $\sim 8$ Ohms) was required on the drain of the constant current FETs. The drain resistors were made as wide as possibe to maximize power handling. Since the current through each resistor is only Idss, the power dissipation in that resistor is approximately ( 8 Ohms) $\times(25 \mathrm{~mA})^{\wedge} 2=5 \mathrm{~mW}$. The TaN resistors can carry a maximum current of $0.2 \mathrm{~mA} / \mathrm{um}$. The resistors used are 180 um wide, with

The maximum current density on the top conductor traces is $10 \mathrm{~mA} / \mathrm{um}$ with a 5 um minimum trace width. Feeding each amplifier FET seperately meant that the lines feeing these devices only had to carry 25 mA so that a 5 um line width was adequate. On the bond pad side of the drain resistors, wider lines are used since all the current is carried through that line.

A large value resistor was added to the gate biasing line to isolate that line from the rest of the circuit. Since there is essentially no gate current, this resistor should not affect the amplifier's
performance.
Bandwidth:
Bandwidth of the amplifier was tuned by looking at both 521 and VSWR at the same time. Getting good numbers for 521 while the VSWR degraded was not acceptable. The upper limit frequency of operation for the amplifier was calculated as
$\mathrm{f}=1 /(\mathrm{Z} * \mathrm{pi} * \mathrm{Cg})=1 /((50$ Ohms $) * \mathrm{pi} * 200 \mathrm{fF})=31 \mathrm{GHz}$. The amplifier bandwidth was most sensitive to changes in the gate to gate and drain to drain line lengths, the gate terminating resistor, and the bias feed line. Varying the gate termination resistor affected the lower frequencies the most, and created ripple in the pass band. A termination resistor was chosen so that the amplifier had a pass band with minimal ripple down to 1 GHz . The bias feed lines from the constant current biasing FETs acted as tuning stubs and had some effect on bandwidth. The upper frequency operation was limited by the low-pass effect of the artificial transmission line. Getting a flat frequency response over a wider band would have required lowering the overall gain of the amplifier. See the graphs for S21 and VSWR.

VSWR:
Obtaining a good VSWR on the input of the amplifier was relatively easy. Tuning the length of the amplifier's gate input line and the gate to gate lines between the FETs resulted in good input VSWR. The gate termination resistor should have been 50 ohms in an ideal system, but varying the gate resistor's dimensions improved the input VSWR somewhat.

It was found during the initial simulations and verified on the final circuit that making the drain lines from the lossier base metal improved the output VSWR of the amplifier. This resulted in a slightly lower peak gain than could be achieved with the more conductive top metal, a difference of about 1 dB . The length (inductance) of the gate and drain lines was critical in achieving good input and output VSWR. The length of the drain output line and the size of the drain output capacitor were also critical to achieving a good output VSWR. Concern was expressed about the large size of the output capacitor. I kept the capacitor large to get the VSWR numbers down to where I wanted them. If this does not work, a smaller on-chip capacitor could be used, or an off chip capacitor could be substituted in its place. The design is fairly insensitive to the length of the drain termination line and the size of the drain termination resistor. A larger drain termination resistor was chosen to better absorb any power reflected from an open circuit.

Stability:

The distributed amplifier design is unconditionally stable (See graph). Preliminary tests with ideal elements indicated the possibility of stability problems, but once real elements were placed, the amplifier became stable. The initial amplifier design had a seperate bond pad to feed drain current to each stage. It was decided that this was not practical. When the drain feeds were connected to each other, it affected gain and stability negatively. Resistors were added to improve the isolation from stage to stage, restoring the stability and gain flatness.

Power:
From the I-V curves of the $25 \times 6$ PHEMT (See Graph), a maximum power output for a single FET can be calculated from $P=(I * V) / 8$ to be about 11dBm. Non-linear analysis on the pre-layout model seemed to indicate that the amplifier began to compress around 13 dBm out. An attempt was made to do a Harmonic Balance test to find the compression point for the final design. Convergence problems on an amplifier with eight FETs prevented me from getting this. More time and experience with the Harmonic Balance test would be required.

Modeling:
A comparison was done between the linear and non-linear models for the completed layout. The non-linear FET model was substituted for the linear model in the schematic, and the gate voltage was tuned until the amplifier was biased at 18 mA per FET, to agree with the linear model. The models are in good agreement over most of the band. A comparison of the results for S11, S21, and S22 can be seen in the graphs.

Test Plan:
To measure the frequency response and gain, the amplifier would be connected to an HP8510 through a probe station. The drain power would be supplied through a probe station pin, about +6 V at 100 mA maximum current would be required. The gate supply voltage would be in the range of -0.2 to 0 Volts. Since the amplifier is powered through constant current sources on chip, there should not be a problem with supplying too much drain current and destroying the chip. proper testing procedure would be to apply negative voltage to the gate before turning on the drain supply in order to limit the initial current. The gate voltage would then be increased until a drain current of $4 x(18 \mathrm{~mA})=72 \mathrm{~mA}$ were measured. Because of the power limit of the drain resistors, the maximum current into the device should not exceed $4 \times(36 \mathrm{~mA})=144 \mathrm{~mA}$. At worst case, the chip would dissipate $6 \mathrm{~V} \times 144 \mathrm{~mA}=0.864 \mathrm{Watts}$ of power. Attaching the chip to a heat sink might be required.

A power compression test could then be performed using a synthesizer as the input, and measuring the output power with a spectrum analyzer or power meter.

Conclusions:
The distributed amplifier design appears to have good gain and VSWR over a wide bandwidth. The distributed biasing technique simplified the design of the amplifier. This biasing technique has the advantage of putting current stabilization directly on the chip. This should
help the amplifier's performance over temperature. It also reduces power that would be wasted by passing the drain current through the drain termination resistor; about $4 \times(8 \mathrm{Ohms}) \times(25 \mathrm{~mA}) \wedge 2=20 \mathrm{~mW}$ instead of ( 50 Ohms) $\times(4 \times 25 \mathrm{~mA})^{\wedge} 2=500 \mathrm{~mW}$ in this case.

It may be possible to improve the amplifier further by using the more conductive top metal instead of base metal for the drain lines. The drain lines in the current design may be meandered more than they need to be, since the via keepout layer shown is really on the bottom of the chip and need not have been avoided.
$5 \times 6$
60.
60.0
50.0

PHEMT


Frequency 1.0 to 40.0 GHz


II1 i
$-0$
e Di
ag
$\stackrel{\rightharpoonup}{6}$
Four
$\begin{array}{ll}\text { Final_Layout } & \text { FSWR2 } \\ \text { VSWR[1] } & \text { VSWR }[2]\end{array}$

## $=-$


bute

## ri

 st $!0$
our
F

$$
\begin{aligned}
& 125 \times 6 \mathrm{~L} \text { inear_tb } \\
& \text { S21 } \\
& \text { Final Layout } \\
& \text { S[2,1] } \\
& \text { dB }
\end{aligned}
$$



$\stackrel{\odot}{\circ}$

- $=$ rer
相
20.0
1 i



